Scaling the voltage to the sub-threshold region is a convincing technique to achieve low power in digital circuits. The problem is that process variability severely impacts the performance of circuits operating in the sub-threshold domain. In this paper. we evaluate the sub-threshold sizing methodology of [1. https://www.getpureroutine.com/mega-deal-natio-celebrate-eyeshadow-palette-online-amazing-offer/